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This Master thesis presents a three phase grid conne ted DC/AC inverter with active and reactive 
power (VAR) control for medium size renewable and distributed DC energy sources. The inverter, based 
on a voltage sourced inverter (VSI) configuration, allows the local residential energy generation to 
actively supply reactive power to the utility grid, at the same time, this topology allows to work this 
installation in stand alone (grid disconnected) mode maintaining nominal and clean voltage at nominal 
power. A low complexity grid synchronization method was introduced to generate direct and quadrature 
components of the grid voltage in a simple and computationally efficient manner in order to generate a 
synchronized current reference for the current loopcontrol.  
The main goal of this project is to study and to implement the control system of a grid-tied  with 
LCL filter. The objectives of the project are divided in two parts: theoretical and experimental work. In 
the theoretical part, harmonics, inverter topologies, filter topologies, the design and the performance of 
the system will be discussed. Simulations were performed on Matlab/Simulink platform and a prototype 
was also developed in the lab to prove the effectivness of the designed filter, controllers and grid 
synchronization method. The dSPACE hardware in the loop (HIL) was used, providing a good solution 
for laboratory implementation. 
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CHAPTER 1  
INTRODUCTION 
1.1 Objective 
This thesis deals with the design, analysis and imple entation of a three-phase grid-connected 
DC/AC inverter, where the input is a typical renewable energy source such as a photovoltaic array. This
inverter has an advanced control that allows active and reactive power (VAR) control, focusing 
residential low power distributed applications. The main contributions in this work are the developments 
of harmonic filtering analysis plus the design and control of the inverter with grid synchronization 
techniques that may contribute for the state-of-art in interconnected grid inverter technology.  
Initially the principles of three-phase grid connected inverter are presented in order to understand 
the basis for this work. A broad literature review is presented in order to cover system configurations, 
voltage and current controls, active and reactive power controls and grid synchronization methods. At the 
end of this chapter, the motivation and novel contribu ions derived in this work are presented, supporting 
the goals and procedures taken in this research. 
1.2 Background and Motivation 
The penetration of renewable and distributed energy sources is increasing exponentially all over 
in developed and developing countries. More stringent rid requirements imposed by utility operators are 
aimed in maintaining grid stability because of random nature of such non-dispatchable and dispersed 
small power plants. Distributed energy sources are connected to the grid through power converters which 
besides transferring the generated dc power to the ac grid should also be able to exhibit advanced 
functions like: dynamic control of active and reactive power, stationary operation within a range of 
voltage and frequency, voltage ride-through, reactive current injection during faults, participation in grid 
balancing act like primary frequency control, and so on [1]. 
The application for higher power must be managed by the distributed generation system; and 
such, usually leads to the use of more voltage levels in the inverter, leading to more complex structures 
based on a single-cell converter (like neutral point clamped multilevel converters) or a multicell converter 
(like cascade H-bridge or interleaved converters). In the design and control of the grid converter the 
challenges and opportunities are related to the need of using a lower switching frequency to manage a 
higher power level as well as to the availability of a more powerful computational control hardware and
 2 
more distributed intelligence, e.g. sensors and in the PWM drivers, Interconnections with the protection 
system, participation of multiple users and their dcision constrains [1]. In addition, applications of high-
power converter systems in electric power systems were in the past limited to high-voltage DC (HVDC) 
transmission systems and to some conventional static VAR compensator (SVC) and electronic excitation 
systems of synchronous machines. However, since the late 1980s, the application of high power 
electronic converters in electric power systems, for generation, transmission, distribution, and delivery of 
electric power, have been continuously advancing and finding further applications [2]. The main reason 
are: 
• Ongoing advancements in microelectronics technology have enabled realization of sophisticated 
signal processing and control strategies and the corresponding algorithms for a wide range of 
applications; 
• Restructuring trends in the electric utility sector require power-electronic-based equipment to deal 
with issues such as improved reliability under power transmission and distribution congestion; 
• Continuous growth in energy demand has resulted in close-to-the-limit utilization of the electric 
power utility infrastructure, calling for the employment of electronic power apparatus for stability 
enhancement; 
• Deeper utilization of green energy as a response to the global warming  and environmental 
concerns, associated with centralized power generation, caused a momentum with economic and 
technical viable solutions for renewable energy resources interfaced with the electric power 
system through power electronic converters; 
• Development of new operational concepts and strategies, for microgrids, active networks, and 
smart grids [3]. Such applications require extensive use of intelligent based control for power 
electronic converters; 
• Need of enhanced high efficiency and reliable converters for the existing power generation, 
transmission, distribution, and delivery infrastrucure; 
• Integration of large-scale renewable energy resources and storage systems in electric power grids; 
• Integration of distributed energy resources, both distributed generation and distributed storage 
units, primarily, at sub-transmission and distribution voltage levels; 
• Maximization of the depth penetration of renewable distributed energy resources; 
• Avoidance of approximately 825 million metric tons of CO2 emissions in the electric sector. 
Therefore, all the reasons detailed above are supporting the motivation of the current work, where 
a real-time control of a grid-connected power electronic converter will be analyzed, designed and 
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implemented in order to support further developments of renewable energy integration with the utility 
grid. 
1.3 Literature Review 
This section details the background and literature on different approaches for VSI controls such 
as controls implemented in synchronous reference frame, rotating and natural reference frames, grid 
synchronization possibilities for these control techniques and harmonic filtering. 
1.3.1 Harmonic Filtering 
When a power converter is in grid-tied mode, the inj cted power quality must comply with 
interconnection standards [4], [5], which becomes a design concern with inverter - grid interface design as 
well as a controller design specification. The most common power converter is the voltage-source-
inverter (VSI) which produced a modulated output vol age that must be filtered in order to parallelize a 
voltage output with the utility voltage grid. The most common type of filter is a pure inductance (L), 
which serves as an impedance for absorbing the voltage variation. Although a LC filter could potentially 
be used with transformer based interconnection (since the transformer has leakage inductance), the most 
recommended filter has a LCL (inductor-capacitor-inductor) topology. LCL filters seem to be a good 
solution for this problem, since they offer a higher harmonic attenuation with reduced power 
consumption. even with smaller inductances when compared to simple L filters [6]. The grid presents an 
unknown grid impedance which may cause instability by the dramatic changes of the resonant frequency 
in grid tie mode with an LC filter [7], [8]. There are different approaches to design LCL filter. Some 
authors propose iterative solution for parameters calculation and optimization using sophisticated 
algorithms like Particle Swarm Optimization (PSO) and Genetic Algorithm (GA) [9], [10]. However it 
has been observed that there is a gap in the analysis nd evaluation of the LCL filter for systematic design 
methodology [11], [12]. So the comprehensive and detailed design procedure for the LCL filter and 
stability of the overall system will be provided. 
1.3.2 VSI Controls  
The control strategy applied to the stand-alone and grid connected inverter usually consists of two 
cascaded loops, i.e. a fast internal current loop, which regulates the grid active and reactive current, a d 
an external voltage loop, which controls DC link voltage [13], [14], [15]. The current loop is responsible 
for power quality issues and current protection; thus harmonic compensation and dynamics are the 
important properties of the current controller [16]. The DC link voltage controller is designed for 
balancing the power flow in the system. Usually, the design of this controller aims for system stability 
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having slow dynamics. Some authors propose a grid-side control based on the fact that the dc-link voltage 
loop can be cascaded with an inner power loop instead of a current loop, so the current is not controlled 
directly [17]. 
There are three ways to implement current and voltage control for VSI as described next. 
1.3.2.1 Synchronous Reference Frame control 
Synchronous reference control is also known as  control, it uses reference frame 
transformation  →  (see Appendix A), to transform the grid current and voltage waveforms into a 
reference frame that rotates synchronously with the grid voltage instantaneous angular frequency. After 
such transformation, the control variables become dc variables, thus control and filtering can be achieved 
relatively simple. This control method has been adopted from the electric machinery theory [18], [19], 
[21]. The  control structure is usually associated with a propo tional-integral (PI) strategy since they 
have a satisfactory performance when regulating dc variables. The controlled current must be in phase 
with the grid voltage, so the phase angle used by the  →  transformation module has to be extracted 
from the grid or reference voltage model. Phase-locked-loop (PLL) became a state of the art in extracting 
the grid voltage phase angle for grid synchronization [21], [22]. Synchronous Reference Frame PLL 
(SRF-PLL) is the most extensively utilized technique for frequency-insensitive grid synchronization in 
three-phase system. It has disadvantage in precise grid synchronization under unbalanced grid faults and
low-voltage ride through [1]. Another more sophistica ed option is Decoupled Double Synchronous 
Reference Frame PLL (DDSRF-PLL), for which two synchronous reference frames, rotating with positive 
and negative synchronous speed respectively are used. The fundamental variable estimated by this 
method is the grid phase angle. This technique needs more computation time, however presents smoother 
response during the transient faults [1].  
1.3.2.2 Stationary Reference Frame Control 
Another possible control implementation can be implemented using the stationary reference 
frame [2]. In this control structure, the grid currents are transformed to stationary reference frame using 
the  →  transformation (see Appendix A for explanation). Here the control variables are sinusoidal 
and because of known drawback of PI controller in failing to remove the steady-state error when 
controlling sinusoidal waveforms, other controller types are required. One of the most popular and wide 
spread controller is the proportional resonant (PR) controller for current regulation of grid-tied systems 
[23], [24]. The main advantage of this controller is that it achieves a very high gain around the resonant 
frequency, thus being able ideally to eliminate the steady-state error between the controlled signal ad its 
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reference [25]. The infinite gain that is possible in theory for a PR controller is not possible in practice. 
There are other modification of this kind of control like model predictive resonant controller described in 
[26]. The PR controller does not work well for variable frequency operation such as in machine drive 
systems or weak-grid utility systems. 
1.3.2.3 Natural Reference Frame Control 
The idea of  control is to have an individual controller for each grid current. However, the 
different types of three phase configuration, i.e., delta, star with or without isolated neutral must  be 
considered when designing the controller. In the situation of isolated neutral systems, the phases intrac  
between each other, hence, only two controllers are necessary since the third current is given by the 
Kirchhoff's current law. Most often, having three independent controllers is possible by incorporating 
extra considerations in the controller design, as usually is the case for hysteresis and dead-beat based 
control [16]. 
Normally, the  based control is has nonlinear controllers (hystere is or dead beat) because of their 
good dynamic performance. The hysteresis control has been very popular because of its simple 
implementation, fast transient response, direct limiting of device peak current, and practical insensitivity 
of dc link voltage ripple that permits a lower filter capacitor. However, there are a few drawbacks of this 
method. It can be shown that the PWM frequency is not constant (varies within a band) and, as a result, 
non-optimum ripple is generated in the current [27]. The dead-beat current control has some limitation: 
bandwidth limitation due to the inherent plant delay and sensitivity to plant uncertainties [28]. 
In natural frame control three current references are generated using the phase angle of the grid 
voltages provided by a PLL. Each of them is compared with the corresponding measured current, and the 
error feeds the controller. If hysteresis or dead-beat controllers are employed in the current loop, there is 
no need of a modulator scheme. The output of these controllers gives  the switching states for the 
transistors in the power converter. On the other hand, when three PI or PR controllers are used, the 
modulator is necessary to create the duty cycles for the PWM pattern. In summary, the three controllers 
have the following characteristics: 
1) PI Controller: PI controller is widely used in conju ction with  control, but its implementation 
in abc frame is also possible as described in [29]. This type of controllers due to the off-diagonal 
terms representing the cross coupling between the phases are very complex and hard to 
implement in real application.  
 6 
2) PR Controller: The implementation of PR controller in abc is straightforward since the controller 
is already in stationary frame and implementation of three controllers is possible. It should be 
noticed that in this case, the influence of the isolated neutral in the control has to be accounted. 
However, it is worth emphasizing that the complexity is considerably reduced compared to 
previous case. 
3) Deadbeat control is a predictive control which calculates the derivative of control variables to 
predict the system action. This controller has very fast theoretical response which makes it 
suitable for high-band-width applications, such as active filter or motor drive. This method, is 
prone to stability issues due to model and parameter tim  variation [30].  
4) For the nonlinear control schemes, hysteresis control should be the simplest one which changes 
the switching state whenever the feedback signals exceed the preset bands [31]. This control has 
the advantage of fast response, inherent current-limit capability and no need of the plant 
parameters. This control scheme, has a variable switching frequency operation, which makes it 
very hard to design filters, difficult to perform frame transformation, not easy to perform 
interleaving technique, and could introduce over-heat and electromagnetic interference (EMI) 
issues. In [32], [33], [34] different methods and algorithms to obtain fixed switching frequency 
are presented. 
1.4 Thesis Scope and Contributions  
The research conducted to support this thesis is focused on  making improvements of the 
behavior of grid converter connected to the utility grid through a LCL filter, where the following  three 
attributes are fully developed and considered for improving grid-connected inverters for renewable energy 
applications: 
1) Practical and clear directions for LCL filter modeling and physical design for VSI output 
harmonic mitigation. A comprehensive and detailed dsign procedure for the LCL filter has been 
provided and stability and dynamics of the overall system have been studied. It is found that the 
design meets the industry standards keeping the THD within the given range. 
2) Robustness analysis and design of current and voltage controllers when connected to the grid and 
in standalone mode respectively. In order to control the inverter there are two major control 
strategies, current control and voltage control (VC). urrent control is the most common way to 
control grid connected VSI’s. A current controller has the advantage of being less susceptible to 
voltage phase shifts and to distortion in the grid voltage, thus it reduces the harmonic currents to a 
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minimum. If operated in standalone mode, voltage control would be a natural choice, but when 
operated in grid connected mode, current control is the most robust control.  
3) Physical prototype implementation and proof of all theoretical conclusions. The real physical 
model of inverter with appropriate control systems was built for grid connected and stand-alone 
mode operation also ride through the grid connection and disconnection modes is performed. 
1.5 Project Outline 
This thesis is structured in 6 chapters: 
Chapter 1 is an introduction to the project, containing short background, the project motivation 
and the goals of the project.  
Chapter 2 contains the study and development of inverter control system, design of control loops, 
PLL implementation, LCL filter design, its transfer unction derivation and parameters calculation. 
Chapter 3 and Chapter 5 describes the results of simulations and the experimental work which 
have been done. The tests have focus on verifying the developed control system models and results 
verifications through experiments. 
Chapter 4 describes the electronic circuits and computational hardware used for the experimental 
evaluation of the inverter system.  
Chapter 6 is the conclusion, which includes also future work. 
 
 
MATHEMATICAL AND ENGINEERING ANALYSIS 
2.1 Introduction 
This chapter presents the inverter 
synchronization through a PLL. Initially
which is implemented based on a proportional
alone and grid-connected modes. The last 
filter, emphasizing their performance analysis base
diagram of the inverter control considered in this project is shown on 
Figure 2.1  Block diagram of the three phase inverter 
The current is oriented along the active voltage comp nent (
voltage oriented control. A PLL algorithm detects the phase angle of the grid, the grid frequency and the 
grid voltage. The frequency and voltage are needed for monitoring the grid conditions and for dynamic 
stability of the system. The phase angle of the grid is required for reference frame transformations
Appendix A). If a PI current control is implemented, then the currents are t
synchronous reference frame, and the algorithm
For stand alone mode, a standard PI controller is used to maintain constant voltage at output 
terminals of inverter. The algorithm for i
to PLL algorithm, both will be discussed in following sections
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CHAPTER 2  
 
control design, with optimized LCL output filtering and grid 
, the PLL is described and feeds the signals for the
-i tegral (PI) controller, capable of running in both stand
section of this chapter shows the design procedure for a 
d on rigorous mathematical modeling
Figure 2.1. 
control system.
3, this is why this strategy is called 
ransformed into the 
 also implements the decoupling between the two axes.
nverter output voltage control in stand-alone mode is very 
. 
 current loop, 
-
LCL 







The modulation block calculates the proper states of the inverter switches in order to obtain the 
reference input voltage. 
2.2 PLL for Inverter Synchronization with the Utility Grid 
A PLL system is commonly used for various signal applications such as in radio and 
telecommunications, electrical motor control and in the last few years for power electronic applications. 
PLL techniques can be adapted to work in a wide frequency spectrum from a few hertz to orders of 
gigahertz. 
There are mainly three types of phase locked loop (PLL) systems for phase tracking: (i) zero 
crossing, (ii) stationary reference frame and (iii)synchronous rotating reference frame (SRF) based PLL 
[1]. The SRF PLL is the one with good performance under distorted and non-ideal grid conditions, also it 
is applicable for single-phase and three-phase applications [35]. The reason of superior performance of 
SRF PLL in synchronization will be discussed later. 
2.2.1 PLL Theory  
A basic PLL configuration is depicted in Figure 2.2. The phase voltages  4, 5 , 6 are 
obtained from sampled phase voltages. These stationary reference frame voltages are then transformed to 
voltages  ,  (in a frame of reference synchronized to the utility frequency) using  and  
transformation. 
The angle ∗used in these transformations is calculated by integra ing a frequency signal .∗ and 
the initial angle must be carefully setup as initial condition in this integrator. If the frequency command .∗is identical to the utility frequency, the voltages  and  appear as DC values depending on the angle ∗ [21]. 
The  transformation (Clarke transformation, see Appendix A), allows to represent three phase 
system 4, 5 , 6 as two phase and . The control in  frame has the feature of reducing the 
number of required control loops from three to two. H wever, the reference and feedback signals are in 
general sinusoidal functions of time. Therefore, to achieve a satisfactory performance and small steady-
state errors in magnitude and phase, the compensator design is not straight forward task [2]. The  frame 
based control offers a solution to this problem. In  frame (Park transformation, see Appendix A), the 
signals assume DC waveform under steady-state conditi s. This, in turn, permits the utilization of 
compensators with simpler structures and lower dynamic orders. The  and  transformations and 
control in  frame are discussed in the following subsections.  
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Figure 2.2  PLL block diagram. 
A feed-forward reference (.88 = 2;
) is included to improve the initial dynamic performance, 
where 
 - is the grid nominal frequency [35]. Adding .88 helps to decrease the starting time of the PLL 
[36]. 
2.2.2 Phase Deviation 
The utility grid is typically a very stiff system as regards to the supply frequency. A deviation in 
the supply frequency will cause the phase angle error to increase. The PI regulator naturally works to 
bring this error to zero. The reaction to frequency fluctuations is thus completely predictable by the
closed-loop response of the PLL system. The feed-forward term .88 applied through the gain <88 
facilitates the function of the regulator to a large extent. If the supply frequency is inclined to change 
(e.g., stand-alone power systems as diesel generators which are not very stiff), there will be tracking error 
in the phase angle  as long as the frequency is changing. If the change i  frequency is known, the 
tracking error can be eliminated by the feed-forward term. If the change in frequency is not predictable, 
an additional integral term may be used in the PI regulator to achieve the same result [21].  
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2.2.3 Positive Sequence Detector 
Almost as old as the AC power systems utilization, is the issue of positive sequence 
identification. Most approaches and algorithms have be n based on the Symmetrical Components method 
presented by Fortescue in 1918, which is basically  frequency domain approach. Nevertheless, 
considering modern power conditioning controllers and real time power quality evaluation, the 
instantaneous (time domain) calculation of the positive sequence components is becoming an interesting 
application. Different algorithms have been proposed to achieve such objective and the most frequent 
techniques are based on some time domain adaptation of the Fortescue’s decomposition or on some kind 
of voltage peak detector. However, most of them are derived assuming purely sinusoidal voltages or 
currents and do not work properly if facing distorted waveforms. Some techniques also propose filtering 
the measured voltages in order to identify the fundamental component and then, calculate the positive 
sequence [37].  
Figure 2.3 shows the positive sequence detector present d in [37]. This paper presents full and 
informative analysis of proposed algorithm, its performance and advantages, proved by simulation and 
experimental data. The need of this positive sequence detector was discovered during the experimental 
work. Unfortunately power distribution system in our building represents a weak with distorted and 
unbalanced three phase system, which will be detailed in Chapter 5.  
 
 
Figure 2.3  Algorithm of the positive sequence detector. 
Here positive sequence detector takes  phase angle (phase A synchronization) and generates 
unitary signals  = [456], which are in phase with fundamental of the input voltages  =
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[456]. The dot product of the measured voltages and in phase with unitary signals  ∙  yields an 
instantaneous variable represented by the constant value@̅ and oscillatory part @B: 
 C ∙  = 4 ∙  + 5 ∙ E + 6 ∙  = @̅ + @B, (2.1) 
where the constant value @̅, if multiplied by 2/3 results the instantaneous magnitude of the positive 
sequence, as defined be Fortescue for steady state conditions [37].  
2.2.4 Transfer Function 
Since this system will be working with sampled data one has to consider the delay due to 
sampling. The transfer function for the plant on Figure 2.2 is just a time lag and an integrating elemnt 
such as the following equation: 
 HI&JKL = M 11 + O(!P M1OP (2.2) 
where (! is the sampling period. The open loop transfer functio  for the system is described as follows: 
 HQ& = M<R%% 1 + O(R%%O(R%% P M 11 + O(!P (TO 3 (2.3) 
When going from the open loop system to the closed loop system the relation between the 
transfer function is  
 HU& = HQ&1 + HQ& (2.4) 
2.2.5 Designing the PI Controllers Gains  
There are several different methods for designing the PI-regulator gains [38], [39]. In this work it 
is considered an approximation by a second order system and it is used the symmetrical optimum method 
(SO). The SO method has been investigated and used for similar PLL grid connecting applications before 
[21]. 
2.2.5.1 Symmetrical Optimum Method  
The SO method optimizes the phase margin to have its maximum at a given crossover frequency .U. The phase margin is defined as the number of degrees the frequency response may be phase shifted 
without losing stability; this corresponds to the distance from the point −1 in a plot of frequency response 
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on the complex plane. The amplitude and phase plot wi l also be symmetric around .U [21], see the 
Figure 2.4. 
 
Figure 2.4  The characteristics of a system and a PI controller designed with the SO method: a) The Bode 
plot with its symmetrical shape at the crossover frquency. b) The frequency response locus with phase 
margin . 
The transfer function  
0 ' = .WX(YO + .Q3OX(O + Y.W3 (2.5) 
where 	Y is the constant, will be symmetric around crossover frequency . = .U. Rewriting the transfer 
function for the PLL system: 
 
HQ& = M<R%% 1 + O(R%%O(R%% P M
11 + O(!P M
TO P
=
<R%%T(! ZO + 1(R%%[
OX ZO + 1(![
=








1(! = .U(R%% = .U<R%%T(! = .U





]_ .U = 1(!(R%% = X(!<R%% = 1T(!
` (2.8) 
which is the result for the regulator gains using the SO method. For a given sample period (! the 
crossover frequency can be chosen by adjusting the normalization factor . Finally the regulator gains is 
calculated with the resulting normalization factor  [21]. For a second order system the quotient between 
crossover frequency .U and the bandwidth .5 for the closed loop system is approximately constant and: 
 0.6 < .U.5 < 0.8 (2.9) 
for different values of <R%%.When designing the gains the following constrains must be considered for the 
step response: 
• Higher phase margin gives less oscillatory response 
• Lower value of  decreases settling time  
• Value of <R%% effects both phase margin and bandwidth 
This implies that a good value for a crossover frequency .U would be around the utility frequency 
of 60,g that gives maximal margin at 60,g. The closed loop system will also have the characte istics of 
a low pass filter with bandwidth .5 ≈ ijW.k ≈ 85.71,g. The PLL system will then be able to reduce 
harmonics from the output without the need of an external filter, which is a very desirable property. 
In practice the designing process is an iterative process. First calculate the gains with SO method 
and from bode plots or simulations determine phase margin, bandwidth, settling time, etc. Change <R%% or (R%% and plot again and so on until the system is fulfilling the specifications. 
Choice of sampling frequency is a trade-off between r solution and losses. Higher sampling 
frequency will give better representation of the grid voltages but on the other hand it will cost more 
computational capacities and greater power losses in the switchers. 
Any utility instantaneous over-voltage or under-voltage will generate harmonics which will enter 
the PLL loop through the sampled phase voltages 4, 5 , 6. While the notches normally will not 
affect the locking capability of the PLL, they will cause harmonics in the PLL output, propagating to the 
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associated control utilizing ∗. The obvious method would be to eliminate the harmonics with filters; 
either applied for the sampled voltages or for the error term of the control loop. However, it must be noted 
that the PLL system inherently has strong filtering properties due to the two integrators in series in the 
forward path [1]. The factor  provides a simple handle to modify the inherent filtering properties of the 
system without the use of any additional filters. 
Because the amplitude of the utility voltage shows as a gain term in the forward path, any dip or 
unbalance in the line voltage will cause a loss of gain T for the control system. This effect can be 
eliminated by normalizing the feedback term  for the utility magnitude T. Calculation of an accurate 
value of  poses interesting problems if the utility is distorted. As a first approximation: if ∗ = 0, the 
feedback term , could be substituted for T. Alternatively, the gains of the PI regulator should be 
changed to accommodate variations in T [21]. 
2.2.5.2 Parameters Calculation and System Characteristics  
The parameters which are used to design PLL controller are the following: 
TJn = √2	120 = 170-peak value of the phase grid voltage 

 = 60,g - grid frequency 

! = 10Y,g - sampling frequency 

 = 60,g - crossover frequency 






f = .U =
25.542;60 = 0.0704
<R%% = 1T(! =
10000
25.54 ∗ 120√2 = 2.31
 ̀ (2.10) 
Using the values of Equation (2.10) in Equation (2.3) gives the transfer function for the open loop 
system, and a Bode plot of the transfer function is presented in Figure 2.5. From the Bode plot the 
symmetrical shape is confirmed and the phase margin  = 87.8 degrees at the crossover frequency 
.U = 377	/O, see Figure 2.5. 
The transfer function of the closed loop system can be calculated using Equation (2.4). A Bode 
plot on Figure 2.6 of closed loop system confirms the low pass filter behavior of the system. 
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Figure 2.5  Open loop frequency response. 
 
 
Figure 2.6  Closed loop system frequency response. 
The bandwidth can be calculated with the Matlab built-in command BANDWITH and is equal 62.135	,g. 
 17 
2.3 Pulse Width Modulation(PWM) 
The PWM modulators are open-loop voltage controllers, and the most common methods for 
PWM modulation is carrier based PWM, space vector mdulation and random PWM. The main 
differences between these methods are described in [27]. Here only sinusoidal carrier based PWM 
technique will be described, since only this PWM is ut lized in the project. 
2.3.1 Sinusoidal PWM (SPWM) 
The sinusoidal PWM techniques is easy for implementation and very popular for industrial 
converters. The PWM principle to control the output voltage is explained in Figure 2.7. 
 
Figure 2.7  Principle of sinusoidal PWM for three phase VSI. 
Figure 2.8 explains the general principle of SPWM, where isosceles triangle carrier wave is 
compared with fundamental frequency sinusoidal modulating wave, and the points of intersection 
determine the switching points of power devices. This method is also known as triangulation, 
subharmonic or suboscillation method. The notch and pulse widths of JQ wave vary in a sinusoidal 
manner so that the average of fundamental component fr quency is the same as the frequency of 
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modulating signal and its amplitude is proportional to the command modulating voltage. The same carrier 
wave can be used for all three phases, as shown on Figure 2.7 
 
Figure 2.8  Line and phase voltage waves of PWM voltage source inverter [27]. 
The maximum output voltage in the linear region when modulation index q is between 0 and 1 
for SPWM is: 
 ++ = √32√2 = 0.612r6 (2.11) 
and 
 q = R( (2.12) 
where R peak value of the modulating wave and s peak value of the carrier wave. 
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2.4 Inverter Control Approaches 
In a voltage source inverter (VSI) system the active power * and reactive power t can be 
controlled based on two distinct methods. The firstapproach is schematically illustrated in Figure 2.9 and 
is commonly referred to as voltage-mode control. The voltage-control mode has been mainly utilized in 
high voltage/power applications such as in Flexible Alternating Current Transmission System (FACTS) 
controllers, although industrial applications have lso been reported. In this work, as an approximation we 
consider an infinite bus or a stiff voltage AC system. Thus, the AC system is modeled by an ideal three-
phase voltage source. It is also assumed that grid voltages are sinusoidal and balanced (sometimes not 
really true in industrial and commercial installations) and of a relatively constant frequency. The VSI
system of Figure 2.9 exchanges the real and reactiv power components *u and tu with AC system, at the 
point of common coupling (PCC). 
 
Figure 2.9  Schematic diagram of a grid-imposed frequency VSI system. 
In voltage-controlled real/reactive power controller, the real and reactive power are controlled, 
respectively, by the phase angle and amplitude of the VSI AC-side terminal voltage relative to those of 
the PCC voltage. If the amplitude and phase angle of 456 are close to those of 456, the real and active 
power are almost decoupled and two independent compensators can be employed for their control. Thus 
the voltage-mode control has the merit of being simple and having a low number of control loops. 
However, since there is no control loop dedicated to the VSI line current, the VSI is not protected against 
overcurrents, and the current can undergo large excursions if the commands are changed rapidly or the 
AC system is subjected to a fault. 
The second approach to control the real and reactive power in the VSI system of Figure 2.10 is 
referred to as current-mode control. In this approach, initially the VSI AC-side current is controlled by a 
dedicated control scheme, through the VSI terminal voltage. Then, both real and reactive power are 
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controlled by the phase angle and the amplitude of the VSI line current with respect to the PCC voltage. 
Thus, due to current regulation scheme, the VSI is protected against overload conditions. Other 
advantages of the current-mode control include the robustness against variations in parameters of the VSI 
and AC system, superior dynamic performance, and higher control precision [2].  
Compared to the -frame, the -frame control of a grid-imposed frequency VSI system 
reduces the number of plants to be controlled from three to two. Moreover, instantaneous decoupled 
control of the real and reactive power, exchanged between the VSI system and the AC system, is possible 
in -frame. However, the control variables, that is, feedback signals, feed-forward signals, and control 
signals are sinusoidal functions of time. It is shown here that the -frame control of a grid-imposed VSI 
system features all merits of the -frame control, in addition to the advantage that te control variables 
are DC quantities in steady state. This feature rema kably facilitates the compensator design, especially in 
variable-frequency scenarios. Figure 2.10 shows a schematic diagram of a current-controlled real/reactive 
power controller, illustrating that the control is performed in  frame. Thus, *! and t! are controlled by 
the line current components # and #. The feedback and feedforward signals (voltages and currents) are 
first transformed to the  frame. Finally, the control signals are transformed to the  frame and fed to 
the VSI (Figure 2.10). To protect the VSI, the refence commands # 8 and # 8 are limited by the 
corresponding saturation blocks (not shown in the Figure 2.10). 
 
Figure 2.10  Schematic diagram of a current-controlled active/reactive  
power controller in  frame. 
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In order to achieve zero-steady-state error in -frame control, the bandwidth of the closed-loop 
system must be adequately larger than the AC system fr quency; alternatively, the compensators can 
include complex-conjugate pairs of poles at the AC system frequency and other frequencies of interest, to 
increase the loop gain. In  - frame control, however zero steady state error is readily achieved by 
including integral terms in the compensators since the control variables are DC quantities. The -frame 
representation and control of a grid-imposed VSI system is also consistent with the approach used for the 
dynamic analysis of the large power system. The small-signal dynamics of the power system is 
conventionally modeled and analyzed in -frame.  
2.4.1 Dynamic Model of Active/Reactive Power Controller 
In a VSI system the active (*3 and reactive (t3 powers can be controlled based on two distinct 
methods. The first approach is schematically illustrated in Figure 2.9. In order to design the control 
system some simplifications can be done. For example, the filter term with the capacitor and damping 
resistor can be neglected. The dynamics of the full LCL circuit including the specification for a damped 
resonance will be discussed later. 
Assume that the AC system voltage in the VSI system of Figure 2.9 is expressed as  
 
4 = sin	() 
5 = sin	( − 2;3 ) 
6 = sin	( + 2;3 ) 
(2.13) 
where  is the peak value of the line-to-neutral voltage,  = ., . is the AC system (source) 
frequency. Dynamics of the AC side of voltage source inverter system on Figure 2.9 are described by the 
following differential equations: 
 (+y + +X) # = −# + $ −  (2.14) 
for our three phase system: 
 
$4 = (+y + +X) #J + #J + 4 
$5 = (+y + +X) #z + #z + 5 
(2.15) 
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$6 = (+y + +X3 #U + #U + 6  
or in matrix form  
 
 {#J#z#U | =
1+ }$4$5$6~ − + {
#J#z#U | −
1+ }456~ (2.16) 
For simplicity, it is considered that + = +y + +X,  = y + X, where y and X resistances of 
first and second inductor respectively. 
A common and often adopted approach in analyzing three-phase systems is to use a stationary or 
rotating frame [1]. In the first case the frame will be denoted as  and in second as  and it is also 
called synchronous. In fact the  frame is synchronized with the angular speed .. The space vectors 
that express the inverter electrical quantities are projected on the  axis and  axis or on  axis and  
axis. 
The mathematical model in the  frame is  
 
 = 1+ [$ −  − ] = 1+ [$ −  −  ]̀ (2.17) 
It should be noted that the particular feature of the  frame is that if a space vector with constant 
magnitude rotates at the same speed of the frame, it has constant  and  components while if it rotates at 
a different speed it has a time-variable magnitude (pulsating components). In the  frame, differential 
equations for the current are dependent due to the cross-coupling terms . and ., and the 
equations also have feed forward terms  and . 
Thus a  frame rotating at the angular speed . becomes  
 
 = 1+ $ −  −  + . = 1+ $ −  −  − .
` (2.18) 
or in matrix form 
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2.4.2 Dynamic Model of Active/Reactive Power Controller 
The power control of the grid inverter is based on the -frame power theory  and as a 
consequence on the definition of the power in a reference frame, as discussed earlier. Typically the 
voltage oriented control is based on the use of a  frame rotating at . speed and oriented such that the 
 axis is aligned on the grid voltage vector. The space vector of the fundamental harmonic has constant 
components in the  frame while the other harmonics space vectors have pulsating components. The 
main purpose of the grid inverter is to generate or to absorb sinusoidal currents; thus the currents 
reference components in the  frame are DC quantities [2]. 
The reference current component #∗  is controlled to manage the active power control; while the 
reference current component #∗  controls the reactive power exchange and it is typically used to impress a 
desired power factor: 
 * = 32 ( + ) (2.20) 
 t = 32  −  (2.21) 
Assuming that the  axis is perfectly aligned with the grid voltage  = 0, the active power and 
the reactive power will therefore be proportional to # and # respectively [2]: 
 * = 32 (2.22) 
 t = −32 (2.23) 
The control block diagram is shown in Figure 2.11. 
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Figure 2.11  Control block diagram. 
2.4.3 Current Regulator with a PI Control 
The block diagram of the PI regulator is shown on Figure 2.12 and the transfer function is given 
by Equation (2.14)  
 
Figure 2.12  Block diagram of PI controller. 
The  and  control loops have the same dynamics (in ideal case of DC values), so the tuning of 
the PI controller for the current is done only for the  axis. For the  axis the parameters are assumed to 
be the same. As it can be seen from the current control block diagram in Figure 2.13, the voltage feed 
forward and the decoupling between the  and  axes has been neglected as they are considered as 
disturbances. 
 
Figure 2.13  Block diagram of the current control loop. 
This block diagram contents the following blocks: 
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o PI controller with transfer function: 
 HR(O3 = <I + <$O  (2.24) 
o  Control time delay block with transfer function: 
 HUQKLQ&(O3 = 11 + O(! (2.25) 
where (! = y8 - sampling time for the control system 
o Inverter block with transfer function: 
 H$K L (O3 = 11 + 0.5O(!" (2.26) 
where (!" = y8 - switching period. 
o Filter block is a simplified transfer function of the filter, that takes into account only the 
values of inductances and parasitic resistances: 
 H8$&L (O3 = 1+O +  (2.27) 
o Sampling block with transfer function: 
 H!JTI$K(O3 = 11 + 0.5O(! (2.28) 
The transfer function of the current loop can be calcul ted as: 
 HU& = HR ∗ HUQKLQ& ∗ H$K L  ∗ H8$&L  ∗ H!JTI&$K (2.29) 
The transfer function of the current loop can be written in a simplified manner as: 
 HU& = <IO + <$O 11 + O(y < (O( + 13 (2.30) 
where < = y, ( = % and (y = (! + 0.5(!" + 0.5(!. 
Using optimal modulus criterion [1], the following relation can be written: 
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<IO + <$O 11 + O(y < O( + 1 = 12O(y(1 + O(y3 (2.31) 
From Equations (2.32) and (2.33) <I and <$ can be identified and their values calculated, as: 
 <I = ( 2< (y = 11 (2.32) 
 <$ = <I( = 170 (2.33) 
These values are used to start the analysis using Matlab toolbox, SISOtool. The Bode plot of the 
open-loop current control depicted in Figure 2.15. The step response is plotted in Figure 2.14. It can be 
seen that for continuous control system settling time of 0.00881s. is obtained. 
2.4.4 Voltage Loop Control in Stand-Alone Mode 
The previous section discussed the control and operation of a grid-imposed frequency VSI system 
in which the operating frequency can be predetermined and imposed by the AC system. In the absence of 
the utility grid, renewable energy systems could be us d to provide energy to the local loads assuming and 
adequate supply of energy for the inverter to draw upon. The control structure on the DC and AC sides 
are changed to accommodate the needs of the local loads.  
 
Figure 2.14  Step response of the PI current control loop. 
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Figure 2.15  Open-loop Bode plot of the PI current control. 
Unless there is battery backup in the system, the system cannot work on the principle of 
maximum power extraction from the source since thiswould lead to a sustained power imbalance. In 
stand-alone operation, the power transfer is dedicated primarily by the needs of the local loads. This 
section will translate the control of the grid-imposed frequency VSI system into the control of inverter 
output voltage and frequency, the system is shown on Figure 2.16. 
 
Figure 2.16  VSI in stand alone mode. 
Typical situations when a controlled-frequency VSI system is encountered include: 
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• An electronically coupled distributed generation (PV/Wind/Fuel Cell) or distributed energy 
storage unit that supplies a dedicated load, or a cluster of loads, under islanded (off-grid) 
condition; 
• An uninterruptible power supply (UPS) system that adopts a VSI system to regulate the frequency 
and voltage of a sensitive load, for example under emergency conditions. 
The voltage and frequency of the AC side is set by he inverter. One of the attractive methods 
used is presented in [40]. The inverter output voltage is controlled by a PI compensator. The output of the 
compensator adjusts modulation index of the 60	,g sine SPWM. This type of control provides stable 
output in the steady state but transients performance may not be adequate for aggressive load transients 
[41], such as starting compressor-drive loads. Figure 2.17 shows the block diagram for the voltage control 
of the stand alone inverters. 
 
Figure 2.17  Inverter output voltage controller. 
Figure 2.17 shows a  frame model for the controlled-frequency VSI system that does not 
require prior knowledge of the load model. This system was tuned using Matlab Simulink, SISO toolbox. 
The Bode plot of the open-loop voltage control is depicted in Figure 2.19. The step response is 
plotted in Figure 2.18. It can be seen that for continuous control system settling time of 0.00244s. is 
obtained. 
The main principle of the operation for such system is very similar to the PLL system philosophy, 
i.e. there are two different signals  and  responsible for the voltage magnitude and phase shift 





Figure 2.18  Step response of the PI voltage control loop. 
 
Figure 2.19  Open-loop Bode plot of the PI voltage control. 
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2.5 Grid Interconnection Requirements 
When studying the grid compatibility of a device, the following issues need to be addressed: 
average and maximum power produced, reactive power lev l, grid short circuit current (weak or stiff grid 
conditions), voltage fluctuations, synchronization with the grid, and harmonics. The Table 2.1 shows the 
required interconnection standards for distributed energy resources. 
Table 2.1 Interconnection standards.  Requirements 
Voltage regulation Maintain service voltage within ANSI C84 Range A (+/-5%) 
Voltage control Not permitted (IEEE 1547) 
Flicker Maximum Borderline of Irritation Curve (IEEE 1543) 
Harmonics <5% THD; <4% below 11th; <2% for 11th – 15th, <1.5% for 17th– 21st; 0.6% 
for 23rd – 33rd; <0.3% for 33rd and up (IEEE 519) 
Power factor Output power factor 0.85 lead/lag or higher(equipment typically designed for 
unity power factor) 
Direct current injection <0.5% current of full rated RMS output current (IEEE 1547) 
Synchronization and 
protection 
Dedicated protection & synchronization equipment required, except smaller 
system with utility-interactive inverters 
Safety NFPA NEC, IEEE NESC 
2.5.1 Anti-Islanding 
Islanding can be defined as the continued operation of a distributed generation unit while the grid 
are tripped due to fault conditions or for maintenance purposes [42]. Unintentional islanding of the 
inverter system is not desirable because it can damage equipment which remains connected to the 
inverter, and it can lead to dangerous situations si ce the grid may be assumed de-energized. It is also  
problem if the supply system is reconnected, because then inverter system is likely to be out of phase nd 
large currents can be injected into inverter system.  
A non-islanding inverter is defined as an inverter that ceases to operate a certain time after an 
islanding situation has occurred. In order to detect he islanding situation, different algorithms can be 
implemented in the inverter control. In [43] these algorithms are divided into two major groups: remotely 
controlled (communication based) and locally built-in detection schemes. In this project inverter is loca ly 
controlled, so the communication based detection schemes are of no interest. The local detection schemes 
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can be further divided into two groups, active and passive. Table 2.2 shows the clearing time IEEE 1547 
standard for distributed generation less than 30 kW [4].  
Table 2.2 IEEE 1547 voltage and frequency requirements. 
Parameter Limit(% of pu) Clearing time 
 
88 ≤ V ≤ 110 Operating range V ≤ 50 0.16s 50 ≤ V ≤ 88 2s 110 ≤  ≤ 120 1s  ≥ 120 0.16s 

 59.3 ≤ 
 ≤ 60.5 Operating range 
 ≤ 59.3 0.16s 
 ≥ 60.5 0.16s 
2.5.1.1 Passive Detection  
The passive methods are based on local measurements, and most common methods are: 
• Frequency limitations: 
o Magnitude change; 
o Rate of change; 
o Phase shift; 
• Voltage variations  
• Power 
o Change of active power 
o Change of reactive power 
o Power factor (P/Q) index 
• Harmonic content changes  
These methods are usually easy to implement and they work without affecting the stability of the 
system and power quality, unless the limits are too strict and inverter trips without being on islanded 
mode. One of main limitations with these methods is that each of the methods have operating region 
where they are not able to detect an islanding situation within given limits. The region is called the non-
detection zone (NDZ). The impact of these zones can be very important, especially during the balanced 
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load conditions, when the load matches the power produced by the inverter [44]. Combinations of these 
methods sometime can reduce the NDZ. 
2.5.1.2 Active Detection  
In these methods disturbances are injected into the supply system in order to detect islanding 
conditions based on the system response. The most common methods are based on one of the following 
principles: 
• Impedance measurement 
• Voltage variation 
• Frequency variation 
• Output power variation 
One of the advantages of these methods is the increased ability to detect islanding even during 
balanced load conditions, and thus decrease or even r move the NDZ completely. The main disadvantage 
of active methods, is interference of the disturbances introduced by multiple distributed resources 
connected to the same grid. Moreover these methods can reduce power quality of the operated inverter. 
Active methods of islanding detection is area of grwing research activity.  
2.5.1.3 GE Anti-Islanding concept [44] 
The proposed GE anti-islanding schemes are based on two concepts: one is positive feedback, the 
other is  implementation. Combining these two concepts leads to a family of new anti-islanding 
schemes.  
2.5.1.4 Voltage Scheme  
Figure 2.20 shows one of the voltage feedback schemes, called  to  8. The scheme is 
implemented with highlighted (red) path -  is passed by a band-pass filter (BPF), a gain, and a limiter, 
and becomes a current variation Δ# adding to  8. There are other ways to implement voltage scheme: 
from  to  8, from  to  8,  to  8.  
There are two critical design criteria for the gain. First, when inverter is grid connected, the gain 
should be small enough so that system is stable. When islanded, the gain should be large enough so that 
the islanded system is unstable, otherwise, the syst m may run into another steady state that may still be 
within nominal ranges, thus resulting in a NDZ. In this design project a gain of 2 is assumed. 
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The reason for using band-pass filter (BPF) is to avoid noise injection (low-pass needed) and DC 
offset (high-pass needed) caused by anti-islanding loop. The noise will cause power quality problems, 
while DC offset will affect the steady state referenc  tracking. Because of these two conflicting 
requirements, an appropriate band with both high-frequency noise and low frequency offset performance 
must be trade off. Given 2-second anti-islanding protection requirement [4] a 500 to 1000 Hz band bass 
filter is chosen for design. The limiter function is to specify the maximum allowable current injection. 
Two factors determine the limiter settings. One is the inverter over-current capability. The other is the
maximum allowable power factor, if injecting the current to  8. Performance of proposed anti-
islanding detection scheme will be discussed later in Chapter 3.  
 
Figure 2.20  Voltage scheme: from  		 8. 
2.6 LCL filter Modeling and Design  
Some important constraints must be taken in consideration in the design of LCL filters, such as 
current ripple, filter size, switching ripple attenuation The reactive power variation seen by the grid 
because of the capacitor may gave a resonance that could lead to unstable operation of the system. 
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Therefore, passive or active damping is proposed by either adding a resistor in series with capacitor or 
changing the controller design [45]. 
A LCL filter is more efficient than a simple inductor (L) because the latter has only attenuation of 
20 dB/decade for all the range of frequency [46]. The switching frequency of inverter must be high 
enough for a correct attenuation of high current harmonics. The higher the switching frequency there are 
more losses. LC filters suffer from variability of resonance frequency over time like the grid inductan e. 
Therefore, they are not appropriate for a weak grid [47]. 
2.6.1 Dynamic Analysis of the LCL filter 
The following mathematical model can be used for the analysis of a LCL filter [48].The LCL 
filter per-phase model is shown in Figure 2.21, where +y is the inverter-side inductor, +X is the grid-side 
inductor, 8 is the capacitor of LCL filter, 8 is the damping resistor, y and X are inductors resistances, $ and  are inverter input and grid voltages. 
 
Figure 2.21  LCL filter per phase model. 
The currents #$, #U, # are inverter output current, capacitor current, and gri  current, respectively. 
There are two possible configuration of LCL filter which will be discussed in next sections. 
2.6.1.1 Wye Connected Capacitors 
The LCL filter state space model with wye connected capacitors is derived from per-phase model 




U = #$ − #8#$ = 1+y $ − U − 8#$ − # − y#$# = 1+X (U + 8#$ − # −  − X#3
 ̀ (2.34) 
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There are no cross couplings between the phases, and thus the equations are equal for all phases. 
















  1+y 00 − 1+X0 0 ¡¢
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(2.35) 
2.6.1.2 Delta Connected Capacitors 
A LCL filter with delta connected capacitors can be analyzed in the abc stationary frame with the 
circuit of Figure 2.22. Voltages and currents can be formulated as in Equations (2.36) and (2.37): 
 45 + 56 + 64 = 0 (2.36) 
 
45 = 138 #$45 − 138 #45 (2.37) 
where 	#$45 = #$4 − #$5 and #45 = #4 − #5. 
Equation (2.36) is the voltage balance around the capa itor bank, and the load side equations are 
supported by Equations (2.38), (2.39) with corresponding matrix form in Equation (2.40). 
 
#$45 = −45+y +
$45+y −
#$45y+y  (2.38) 
 
 
#45 = −X+X #45 +
1+X 45 −







where U = [455664]s , #$ 9 =#$45
# 9 =#45#56#64>s. 
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U V 8#$ V # V y#$3
9 1+X SU D 8#$ V #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#$56#$64>s , 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$45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-space equation:  
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|§ny (2.44) 
2.6.1.3 Frequency Response and Transfer Function  
From the developed mathematical models, transfer functions of LCL filter can be derived. 
Transfer functions are derived based on the three phase differential equations derived earlier, but in these 
equations the inductors resistances are not considered. One of the extracted transfer function from derived 
state space equations is ,%6% = $©ª. The grid voltage is assumed to be an ideal voltage source and it 
represents a short circuit for harmonic frequencies, and for the filter analysis is set to zero:  = 0. So, the 
transfer function of LCL filter without damping is: 
 ,%6%(O3 = 1+y8+XO¦ + (+y + +X3O (2.45) 
and for damped filter: 
  ,%6%(O3 = 88O + 1+y8+XO¦ + 8(+y + +X38OX + (+y + +X3O (2.46) 
The Bode plots of LCL filter without and with damping are shown in Figure 2.23. 
2.6.1 Design Procedure 
In this study, the filter design approach has been explained step-by-step and if correctly damped, 
it is possible to avoid resonance problems passively [49] or actively [46]. The procedure for choosing the 
LCL filter parameters requires the power rating of the converter, the grid frequency, and the switching 
frequency as inputs. Algorithm of LCL filter design is shown in Figure 2.24, each step of which will be 
described in following sections and will be supported by filter design example.  
The following parameters are needed for the filter d sign: %% - line to line RMS voltage (inverter 




 !-resonance frequency. 
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Figure 2.23 Bode diagram for damped and undamped LCL filter. 
 
Figure 2.24  LCL filter design algorithm. 
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The base impedance and base capacitance are defined by Equations (2.47) and (2.48). Thus, the 
filter values will be referred in % of the base values: 
  ­z = %%2*K  (2.47) 
 z = 1.K­z (2.48) 
For the design of the filter capacitance, it is considered that the maximum power factor variation 
seen by the grid is 5%, as it is multiplied by the value of base impedance of the system: 8 = 0.05z. It is 
important to notice that factors higher than 5% canbe used, since they will compensate the inductive 
reactance of the inductors on the filter and therefore the influence at the power factor of the system will 
be lesser than expected. The maximum current ripple at the output of DC/AC inverter is [50]: 
 ®%TJn = 2r63+y (1 − q3q(!" (2.49) 
where, q - modulation factor. 
It can be observed that maximum peak to peak current ipple happens at q = 0.5, then  
 ®%TJn = r66
!"+y (2.50) 
where 	+y is inverter side inductor. A 10% ripple of the rated current for the design parameters is given 
by: 
 ®%TJn = 0.1TJn (2.51) 
where 
 TJn = *K√23I«  (2.52) 
 +y = r66
!"®%TJn (2.53) 
The main objective of the LCL filter design is in fact to reduce the expected 10% current ripple 
limit to 20% of its own value, resulting in a ripple value of 2% of the output current [49], [5]. In order to 
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calculate the ripple reduction, the LCL filter equivalent circuit is firstly analyzed considering the inverter 
as a current source for each harmonic frequency, see Figure 2.21. 
Equations (2.54) and (2.55) give the relation betwen the harmonic current generated by the 
inverter and the once injected in the grid: 
 
#(ℎ3#$(ℎ3 = 1|1 + [1 − +yz.!"X @]| = YJ (2.54) 
or 
 +X = ±
1YJX + 18²!"X  (2.55) 
where, YJ is desired attenuation. 8 = 0.01 ÷ 0.05z. 
The constant  is defined as the relation between the inductance t the inverter side and the one at 
the grid side: 
 +X = +y (2.56) 
Plotting for different values of rone can help to evaluate the transfer function of the filter at a 
particular resonant frequency that depends on the nominal grid impedance [51]. A resistor in series (8) 
with the capacitor attenuates part of the ripple on the switching frequency in order to avoid the resonance. 
The value of this resistor should be one third of the impedance of the filter capacitor at the resonant 
frequency [52] and the resistor in series with the filt r capacitance is given by Equation (2.59). 
 . ! = ±+y + +X+y+X8  (2.57) 
 10
 < 
 ! < 0.5
!" (2.58) 
It is necessary to check resonant frequency to satisfy Equation (2.58). If it does not, the 
parameters should be re-chosen.  
 8 = 13. !8 (2.59) 
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2.6.1.1 Delta and Wye Configurations 
After defining all parameters for LCL filter two configuration are possible for implementation. 
Parameters defined in Section A are valid for wye capacitors connection, however using simple and well
known wye delta transformation for balanced system wye configuration can be transformed to delta: 
 ­45 = ­43  (2.60) 
It is evident from Equation (2.60), that for delta configuration size of capacitor should be three 
times smaller than for wye configuration and vice versa for damping resistance: 
 8∆ = 38µ (2.61) 
 8¶ = 8·3  (2.62) 
It is a common practice to ground neutral, or central point of wye connection [53]. In most cases, 
this grounding is required by the U.S. National Electric Code (NFPA-70). By grounding a wye system, 
the voltages to ground are stabilized and controlled. This makes system much less susceptible to 
impulses, and faults that cause high voltages to ground. In case of delta configuration there are no 
questions and problems with grounding. That's why author's propose delta connection as more convenient 
and less questionable way to get same good performance of LCL filter. 
2.6.1.2 LCL Filter Design  
A step-by-step procedure to obtain parameters of the ilter with wye configuration considering the 
following given data, needed for the filter design: %% = 120√3	 - line to line RMS voltage, *5 9 *K 9
5	Y¸- rated active power,r6 9 400	- DC bus voltage,ωº 9 2π60-grid frequency, .!" = 15Y,g - 
switching frequency, @ = 0.05 - maximum power factor variation seen by the grid, YJ = 0.2 (20%) - 
attenuation factor is done. Therefore, the base impedance and the base capacitance are ­5 = 8.64¼, 5 = 307½' respectively (parameters are shown in Table 2.3). 
1. Using 10% allowed ripple Equation (2.53) gives inductance +y = 2.23q,. 
2. Maximum capacitor value is 16.63½' to be in limit of 5% of the base value 5. After round to closest 
possible value 8 = 15½' for wye configuration or 5μF for delta connection. 
3. Setting desired attenuation YJ = 20% and using Equation (2.55) +X is calculated to be 0.045q,. 
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4. Putting all calculated parameters from (1)-(3) to Equation (2.57) gives 
 ! = 6450Y,g which is meets 
condition from Equation (2.58). 
5. Equation (2.59) gives value of damping resistance 8 = 0.55Ω for wye configuration or 1.65Ω for 
delta connection. 
Table 2.3 Summarized parameters 
 Grid frequency 60Hz 
!" PWM carrier frequency 15kHz *K Nominal Power 5kW  Phase grid voltage 120V r6 DC link Voltage 400V +y Inverter side inductor 2.33q, +X Grid side inductor 0.045q, 8 Capacitor filter Y/Δ 15½'/5½' 8 Damping Resistor Y/Δ 0.55Ω/1.65Ω 
2.7 Conclusion 
This chapter provided a full overview and theoretical description of proposed system. It has also 
provided descriptive controller design, LCL filter design procedure and islanding detection methodology 




This chapter shows different scenarios that have been studied in order to support a simulation 
based design of an inverter system capable to operate in stand
Matlab/Simulink platform. It is composed of four sections: the first and second ones contain case studie  
that support the control design and the LCL filter simulation performance evaluations for the standalone 
mode and grid connected mode operation. The third part contains simulation for ride
and the system response when the inverter transits to standalone from grid connected mode. The last 
section contains further results evaluation and discus ions. 
3.2 Stand Alone Mode Operation
The block diagram of the simulated system is shown n 
Power Systems Toolbox in Simulink. The total harmonic distortion (THD) analysis was done with Power 
Systems Toolbox. Figure 3.2 shows a voltage closed loop controller b ock diagram that was implemented 
for the inverter. 
Figure 3.1  Simulink model of stand
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CHAPTER 3  
SIMULATION STUDIES 




Figure 3.1. The system was built using 





Figure 3.2  Simulink block diagram of implemented voltage controller. 
3.2.1 Case 1: Active Load 
A resistive load has been connected in order to provide 5000 W active load. The phase voltage 4 
and line current #4 (both in p.u.) are shown on Figure 3.3. 
 
Figure 3.3  Phase voltage and line current measured at load terminals. 
The inverter output voltage $4(3 (just before the LCL filter) is depicted in Figure 3.4 (a); it has 
THD of 43.85% as indicated in Figure 3.5. The filtered phase voltage and line current can be seen on 




Figure 3.4  (a) Inverter output voltage; (b) Inverter output current; (c) Current through filter capacitor 8; 
(d) Active and reactive power output. 
 
 




Figure 3.6  THD of line current at load terminals. 
3.2.2 Case 2: Load with Lagging Power Factor 
The inverter is providing 3000 W (active power) and 2000 Var reactive power for the load. Phase 
voltage 4 and line current #4 (in p.u.) are shown on Figure 3.3. 
 
Figure 3.7  Phase voltage and line current measured at load terminals. 
The inverter output voltage $4(3 just before the LCL filter is seen in Figure 3.8 (a), where the 
THD is 41.87% (Figure 3.9). The filtered phase voltage and line current can be seen on Figure 3.7 and 
Figure 3.8, with harmonic analysis of line current shown on Figure 3.10 with THD of 1.27%.  
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Figure 3.8  (a) Inverter output voltage; (b) Inverter output current; (c) Current through filter capacitor 8; 
(d) Active and reactive power output. 
 




Figure 3.10  THD of line current at load terminals. 
3.2.3 Case 3: Step Change in Load 
The inverter is imposed a load step change, where initially it has 2000 W and 500 Var, and at 
time 0.15 sec. there is a step change to 4000 W and 1500 Var. The phase voltage vÃ and line current iÃ 
(in p.u.) are shown on Figure 3.11. 
 
Figure 3.11  Phase voltage and line current measured at load terminals. 
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The inverter output voltage $4(3, just before the LCL filter is seen in Figure 3.12 (a); the 
filtered phase voltage and line current are depicted on Figure 3.11 and Figure 3.12. Such load step change 
made the system PI controllers to react as seen on Figure 3.13, where the measured  and  components 




Figure 3.12  (a) Inverter output voltage; (b) Inverter output current; (c) Current through filter capacitor 8; 
(d) Active and reactive power output. 
3.2.4 Case 4: Stand Alone Mode in Fault Conditions 
There different faults have been considered, one phase ground fault, two-phases ground fault and 
three-phases ground fault. The scenario is important to simulate in order to specify system protection 
devices. The inverter is providing half of nominal active power 2500 W and during the operation those 
different faults occur at time step 0.15s.: (i) ground fault of phase A (Figure 3.14), (ii) phase A and B 
ground fault (Figure 3.15); (iii) three phase ground fault (Figure 3.16). 
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Figure 3.13  (a)  and  8; (b)  and  8; (c)  and  error. 
This simulation study allows the sizing of inverter r lay protection, as well as inverter built-in 
protection (described in Chapter 4). The systems imple ented in the experimental work is operating with 
the Semikron provided board protection. However, fo future deployment and retrofit, it might be 
necessary additional over current and undervoltage protection devices. 
 




Figure 3.15  Phase voltages and line currents during two phase ground fault. 
 
 
Figure 3.16  Phase voltages and line currents during three phase ground fault. 
3.3 Grid Connected Mode  
When the inverter is connected to the grid, capable of providing active and reactive power the 
system must behave in current-controlled mode. 
 
The simulated system is shown on 
depicted on Figure 3.18. 
Many case studies have been considered fo
injection and also when the inverter takes power from the grid (for example in charging a battery in the
dc-link). All those cases have been thoroughly simulated in order to observe system behavior and 
performance. 
Figure 3.17
Figure 3.18  Simulink block diagram of implemented current contrller
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Figure 3.17. The implemented current control system is 
r active power injection to the grid, mixed power 






3.3.1 Power Injection to the Grid 
The active power reference has been varied in three steps and the reactive power reference in two 
steps. In this simulation study inverter originally is providing 1500 W and 0 Var to the utility grid at
nominal voltage.  
Figure 3.19 shows phase voltage 4 and line current #4, all values are in p.u.. 
 
Figure 3.19  Phase voltage and line current measured at PCC. 
 
Figure 3.20  a) 4(10*pu) and phase angle  from PLL ; b) Inverter output line current;  c) Current 
through filter capacitor 8; d) Active and reactive power output. 
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PLL operation, filter capacitor current and active power flow to the grid can be observed on 
Figure 3.20. 
 
Figure 3.21  THD of line current injected to the grid. 
Figure 3.21 shows the THD analysis of line current. THD of the current, when inverter injecting 
1500 W to the grid is 4.89%. At 0.2s time step reference command of active power changes from 1500 W 
to  2500 W and for reactive power becomes 1000 Var. 
 
Figure 3.22  Phase voltage and line current measured at PCC. 
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Figure 3.23  (a) 4(10*pu) and phase angle  from PLL ; (b) Inverter output line current; (c) Current 
through filter capacitor 8; (d) Active and reactive power output. 
Figure 3.22 and Figure 3.23 shows the response of line current, active and reactive power during 
the switch at 0.2 s. It can be noticed that the measured power tracks the reference very well. THD of 
current injected to the grid is shown on Figure 3.24 and equal to 3.00 %. Also it can be noticed that THD 
of current is less when the system is operating with higher load. 
At time step 0.3s. next command occurs and inverter provides 4500 W and 1500 Var to the grid. 
Figure 3.25 and Figure 3.26 show the response of line current, active and reactive power during the 
switch at 0.3s. THD of current injected to the grid is shown on Figure 3.27 and equal to 1.65%. PLL 
operation, filter capacitor current and active power flow to the grid can be observed on Figure 3.26. 
3.3.2 Bidirectional Power Flow from the Grid to the DC-link 
This simulation shows the ability of inverter to provide backward power flow from the grid to DC 
link. Originally inverter provides 2500 W and 1000 Var to the grid, at time 0.3s. there is command for 
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reference power to consume 1000 W and 3500 Var from the grid. The process of transition can be 
observed from Figure 3.28. at time 0.3s.  
 
 
Figure 3.24  THD of line current injected to the grid. 
 
 




Figure 3.26  (a) 4(10*pu) and phase angle  from PLL ; (b) Inverter output line current; (c) Current 
through filter capacitor 8; (d) Active and reactive power output. 
 




Figure 3.28 a) 4(10*pu) and phase angle  from PLL ; b) Inverter output line current; c) Current 
through filter capacitor 8; d) Active and reactive power output. 
Figure 3.29 shows the performance of PI controllers for  and  components of current in current 
control system, where  is responsible for active power and  is responsible for reactive power. 
Figure 3.30 shows the average current in dc side of inverter. When the inverter is providing active 
power to the grid till 0.3s., DC link current is negative. After 0.3s. when inverter starts to provide power 
to DC side of inverter, current changes to positive value. For better observation DC current measurement 
was observed through first order low pass filter with t me constant 0.01s. That is why it has exponential 
rise after switch of power flow direction. 
3.4 Islanding Detection 
In this section three different cases were simulated when the grid has black out. The most 
important case is when the power exchange between inverter and grid is equal to zero, e.g. local load is 
equal to the reference power for the inverter, in th s case simple passive islanding detection in most of the 
cases will not work (NDZ). Islanding detection algorithm was described in Chapter 3. Here simulation of 
proposed algorithm is presented. The block diagrams of simulated system are shown on Figure 3.32  and 
Figure 3.33.  
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Figure 3.29  (a)  and  8; (b)  and  8; (c) Error for  and . 
 
 
Figure 3.30  Average current in DC link. 
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All three cases were simulated with assumption that inverter has local load in amount 3000 W, 
5000 W and 4000 W. Local load for three simulated cases assumed to be balanced. 
 
Figure 3.31  Simulink block diagram of the whole system with islanding detection. 
 
 
Figure 3.32  Simulink block diagram of islanding detection logic. 
Figure 3.33 shows the modified current controller with additional  to  (in red color) loop for 
successful islanding detection.  
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Figure 3.33  Current control system with additional  to  loop for islanding detection. 
Figure 3.34 shows the pattern of phase voltages and line current when the inverter providing to 
the grid 5000 W, at 0.1s. grid goes away and inverter after small amount of time switches from current 
control mode, which was active in grid connected mode to voltage control mode, see the Figure 3.35.  
 




Figure 3.35  (a) Islanding detection; (b)  at PCC; (c) 
 of the inverter. 
Figure 3.35 and Figure 3.36 and show the successful islanding detection and switch between 
control system, when the power exchange between grid and inverter is equal to zero. 
 





Figure 3.37  (a) Islanding detection; (b)  at PCC; (c) 
 of the inverter. 
Figure 3.38 and Figure 3.39 show the successful islanding detection and switch between control 
system, when the inverter is set up for providing 1500 W and local load is 4000 W.  
 




Figure 3.39  a) Islanding detection; b)  at PCC; c) 
 of the inverter. 
It can be seen from three simulated cases that imple ented islanding detection scheme 
successfully detects black out and quickly switch from one control system to another. As it was expected 
islanding detection algorithm in all cases was working because of  disturbance and fluctuations outside 
the limits presented in Chapter 3. 
3.5 Conclusion 
In this chapter the simulations of the three phase inv rter system obtained using Matlab/Simulink 
platform are presented. First the voltage controlle for standalone mode was tested by implementing step
change in load. Second the current controller for grid connected mode was tested using different reference 
active power in both directions. The tests proved that both controllers are working in assumed conditions 
and have good performance.  
It should be mentioned that LCL filter originally was designed for 15 kHz PWM switching 
frequency, as it mentioned in previous chapter, however during the experimental work was discovered 
that dSPACE  hardware requires sampling time multiple of switching frequency. Because of that 
switching frequency for PWM was accepted 10 kHz andsampling time 100½s both for hardware and 
simulations.  
Next two chapters will give detailed description of hardware setup and experimental data 
analysis. 
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CHAPTER 4  
EXPERIMENTAL SETUP 
4.1 Objective 
This chapter describes the electronic circuits and computational hardware used for the 
experimental evaluation of the inverter system. Thesystem setup comprised of a hardware-in-the-loop 
(HIL) based on a dSPACE rapid prototyping solution that allowed all the Simulink based solution that 
allowed a fair comparison of simulation and experimntal results. Figure 4.1 shows the schematic of the 
complete experimental setup. The components include a S mikron inverter, a programmable DC power 
supply capable to emulate a photovoltaic array, a dSPACE 1104 real-time hardware, a LCL filter, relay 
circuits, current and voltage sensors to providing voltage and current feedback, one computer (PC) with
the Control Desk software and the program Matlab running the real-time Simulink model developed in 
Chapter 3.  
 
Figure 4.1  Complete experimental setup. 
 
 66 
Figure 4.2 shows a picture of the experimental setup which has been assembled in a 19 inches 
rack with stacked shelves that permit future expansion of this system. A brief description of all the 
components in this setup is explained in the following sections. 
 
Figure 4.2  Picture of experimental setup. 
4.2 Circuits  
This section describes the various circuits designed to control the voltage source inverter (VSI) in 
stand-alone and grid-connected modes. All the circuits have their signals traced from their origin to either 
the inverter or the dSPACE input/output ports. Several current and voltage sensors were necessary to 
gather feedback signals for implementing the schemes pr sented in Chapter 3where a Simulink simulation 




4.2.1 Current and Voltage Sensors
Two current sensors and four voltage sensors are used in this project. The quantities that ar
required for implementing the grid-$64, #$4$, #$5. Assuming a balanced 
required (#$4 + #$5 + #$6 = 0). Also
(PCC), because the instantaneous sum of balanced line voltages is zero (
load terminals ($45 and $64) is measured for the purpose of voltage control during stand
operation. Hall-effect LEM sensors
output voltage proportional to variable 
measurements and LA-55P type sensors are used for current measurements
various points in the power circuit as shown in 
Figure 4.4 shows the circuit of 
and the signal M is the feedback, the left side shows a connector in the board, see 
shows the filtering circuit used for two current sen ors.
Figure 4.
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3  DS1104 Connectors board. 
 
connected and stand-alone modes of operation are: 
load with floating neutral, only two current 
, only two line voltages are required at the point of common coupling 
45 and 64
 are used to measure these variables. The transducers provide an 
that is being measured. LV-20P type sensors are used for voltage 
 [54]. The sensors are placed at 
Figure 4.1.  
one of these two current sensors, where power supplies are applied 
Figure 4.
 
4  LA-55P current sensor circuit. 
 
e 
45, 64, $45, 
measurements are 
). The voltage at 
-alone mode 
6. Figure 4.5 
 
 
Figure 4.5  Full circuit for LA
Both current and voltage signals are filtered using 
gain are tuned to have a r nge of approximately
Figure 4.6  Full circuit for 
These measurements are then sent through the DS1104 Connectors Board 
the running control software in the computer. The sensors circuits 
boards (PCBs) shown in Figure 4.6. 
Figure 4.8 shows the relay circuit which is used to control the t ree 120VAC three
contactors used for command the inverter to operate in sta d
critical load. This circuit comprises of integrated circuits (ULN2803AG) that interface the output TTL 
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-55P current sensors with filter. 
uch first-order op-amp low
 Ä10.  
LV-20P voltage sensor with filter. 
and are available for 
have been assembled in printed
 
-alone or grid-interconnected modes and the 
 





signals of the Connectors Board to the voltage levels r
DC5V). 
The commands for closing or opening the contactor are sent from the computer using the Control 
Desk Interface and can also be manually imposed usin
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equired to command the 5VDC relays (DS2E
 
Figure 4.7  Sensors board. 
g push-buttons in the rack.  




The relay circuit is assembled in the circuit board portrayed in Figure 4.9.  
 
Figure 4.9  Relay circuit board. 
 
4.3 dSPACE 1104 [55] 
The DS1104 R&D Controller Board, shown in Figure 4.10, is a DSP based hardware that 
upgrades the PC into a powerful development system for rapid control prototyping with real-time 
capabilities made of a PowerPC technology with a set of I/O interfaces. The dSPACE Prototyper system 
provides full graphical configuration, with programming developed in Matlab Simulink and experimental 
control tools with state-of-the-art real-time software. The board can be installed in any PCI slot of a PC. 
Analog signals inputs are shown in Table 4.1.  
Table 4.2 represents the output of digital signals used for PWM and relays control.  
Table 4.1 Analog signal input. 
Channel Signal 
1 DC Link measurement 
2 $45 measurement 
3 $64 measurement 
4 #$5 measurement 
5 #$6 measurement 
6 45 measurement 




4.3.1 Technical Details  
Figure 4.11 shows the structure of the dSPACE 1104 with the bus 
• Main processor: MPC8240, PowerPC 603e core, 250 MHz, 32 kByte internal cache
• Timers: 1 sample rate timer, 32
base for time measurement.
• Memory: 32 Mbyte synchronous DRAM (SD
• Interrupt control unit: Interrupts by timers, serial nterface, slave DSP, incremental encoders, 
ADC, host PC and 4 external inputs, PWM synchronous interrupts.
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10  DS1104 R&D Controller Board. 
 








34 Relay #1 
34 Relay#2 
and peripherals of  this system
-bit downcounter, 4x32-bit general purpose timers, 64
 








• Analog input: 4x16-bit multiplexed, ADC inputs with 
with 800ÅO sampling time, 
• Analog output: 8x16-bit channels, 10 
• Digital I/O: 20-bit digital I/O (bit
• Slave DSP subsystem: Texas Instruments DSP TMS320F240, 4 kWord of dual
phase PWM output plus 4 single PWM outputs, 14 bits of digital I/O(TTL)
• Physical characteristics: Power supply 5V, 2.5A/ 
slot. 
Figure 4.
4.4 Semikron Inverter HV SKAI Module Family 
The SKAI module belongs 
loads from a DC source, and it is typically used for implementing motor drives, but in this project it has 
been adapted to operate as an inverter that can be fed by a renewable energy source such as a PV or a 
fuel-cell. The user manual describes the HV SKAI module 
how to incorporate the module in a system. 
6 pack module with a built-in DC
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2½O sampling time, 4x12Ä10V input voltage range. 
½O maximum settling time, Ä10V output voltage range.
-selectable direction), Ä5q output current. 
 
-12V, 0.2A/12 V, 0.3 A, requires 
11  dSPACE system structure diagram.  
[56] 
to a family of products primarily designed for driving 
explaining the available configurations
Figure 4.12 shows the block diagram of the HV SKAI 
-link capacitor, integrated current sensors, temperature sens
-bit ADC channels 
 
-port RAM, three-







protection logic, gate drivers and an optional DSP controller all mounted on a 
SKAI uses Semikron latest pressure contact technology for compact design, mproved thermal 




Semikron integrated the DC
bus voltages and better EMC and EMI character
smaller, more reliable and robust. This compact construction technique is extremely rugged making it 
versatile design for applications in mobile platforms. It can be configured with the newest g
600 volts, or 1200 volts IGBTs. The heat sink can be liquid cooled for high power applications, but in our 
system forced air by fans in the rack is sufficient. 
built-in current protection and the internal circuitry allows several outputs for interfacing with the 
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pre-molded 
12  HV SKAI block diagram. 
 
13  External Power Terminals. 
-link capacitors in order to reduce stray-inductance allow
istics. Integrated the DC-link capacitor 
The SKAI incorporates the IGBT 
heat sink. The 
 
ing higher 
makes the inverter 
a 
eneration of 
gate drivers with 
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computer control (APPENDIX C contains information of inverter module pin out). Figure 4.13 shows the 
external power terminals for connections. 
4.4.1 Module Components 
This section describes module components such as the IGBTs, heatsink, the driver board, 
interlocking time specifications and the driver signals control logic. 
4.4.1.1 IGBTs  
The IGBTs are mounted on 3 DBCs (Deadbeat controller) each in a half bridge configuration. 
The DBCs are populated in this module with 600 volt IGBTs. The DBC material is ALN (Aluminum 
Nitride) which provides better thermal conduction fr a higher current capability. The DC Link bus bars 
have a film capacitor incorporated in the module, which eliminates the need for high frequency device 
snubber capacitors. 
Table 4.3 Module parameters. 
Module Ratings 600 Units 
Silicon Voltage 600  
IGBT Breakdown Voltage 600  
Maximum DC Link Voltage 450  
Maximum Continues AC Output Current 400 qO 
Peak Current Limit 1000 Æ	Y 
DC-Link Trip Voltage 458  
DC-Link Capacitance 1 q' 
4.4.1.2 Heatsink 
Standard air-cooled HV SKAI modules use an Alcan HKH R400 heatsink. When used with three 
(3x) 4“ muffin fans (NMB 4715FS-12T-B50/ 115 VAC) and the appropriate plenum for a total airflow of 
110 CFM, the heatsink performance was measured to be 0.032 K/W. Note the direction of the air flow for 
this type of a heat sink. 
The default dead-time between TOP and BOT turn on is set for 2 ½O. The driver board can be 
configured (at the factory), for 1, 2, 3, or 4 us interlock time or zero cross conduction protection. 
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Figure 4.14  Short side fin air-flow direction. 
The interlock time is not simply added to the TOP and BOT signals. If the TOP and BOT signals 
have greater than the set minimum interlock time then the TOP and BOT signal propagate through with 
no timing change. The interlock protection only guarantees a minimum interlock time. 
4.4.1.3 Drive Signals  
BOT HB 1, TOP HB 1, BOT HB 2, TOP HB 2, BOT HB 3, and TOP HB 3 are input signals that 
generate the switch commands for the 6 switches, and are provided by the dSPACE, see the Table 4.2. 
These are positive 5 or 15 V CMOS logic, and in this system it is set to 5 V.  When the binary output is 
“High” the correspondent switch is on and when it is “Low” the correspondent  switch is off. When 
driven from 5 volt logic the input impedance is 60k. When driven from 15 volt logic the input impedance 
when driven to logic high is 7k, when driven to a logic low the input impedance is 60k.  
4.4.2 DC link Analog Output 
The terminal # 19 of the interface connector provides the DC link OUT measurement, i.e. an 
analog signal proportional to the DC link voltage. The maximum voltage(9 V) indicates full scale and the 
scaling factor can be computed based on Table 4.4.  
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Table 4.4 DC link out parameters. 
Silicon Voltage 600 
Scale &$KÇ/QL 50 
DC Link Max Voltage(@9V) 450 
DC Link fault Voltage (@9.18V) 459 
4.4.3 Error Signals 
Terminals #3, #14, and #17 of the interface connector are the ERROR OUT pins. All those 3 pins 
are open-collector and tied together so there is only 1 signal pulled “High” by an external pull-up resistor. 
When the signal is “Low” there is no error. This signal reports an error for a 8J&L on any switch, over-
current on any phase, over-voltage of the DC link, under-voltage of the +15 V supply, and over-
temperature of the heat sink. When an error is detected the switching must be inhibited i.e. all switches 
are turned off. In order to reset the control board an  restart, all fault conditions must be removed an all 
upper and lower IGBT input signals must be low for at least 9 O. 
4.4.4 Driver Board Power Supply  
The SKAI driver board requires a supply of DC input voltage from 8 to 30VDC and 16W. This is 
supplied to the PWR and GND pins. The integrated DC/DC converter supplies all necessary voltages for 
the driver and controller, in this project the supply voltage is 12 VDC volts, fed by a power supply, 
indicated in Figure 4.15. The module has a high voltage insulation (3,000 VAC) between the interface 
connector pins and the DC-Link terminals. 
 
Figure 4.15  DC power supply.  
4.5 LCL filter Inductors Software and Magnetic Design  
This section describes how the LCL filter was magnetically designed and constructed using a 
software called Inductor Design [57]. 
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4.5.1 LCL filter Inductors Software Design  
The Inductor Design software assists practicing engineers in selecting the optimum core for 
inductor applications. Such software has been specifically made for switch-mode power supply (SMPS) 
output filters (DC Inductors), but the procedure has been adapted for designing the AC inductors for this 
inverter. This software uses a design algorithm intended to specify the smallest design package size for 
the given input parameters: (such as current, inductance value, frequency and so on) 
• Online Help to educate users with respect to important core material characteristics, as well as a 
comparison of powder core materials, including; MPP, High Flux, Kool Mµ®, and XFLUX®; 
• A comprehensive reference list of further information to help designers find answers to even 
more involved design issues; 
• A complete overview and definitions of input and output parameters; 
• The software has a database for several magnetic geometries such as E cores, U cores and 
toroidal cores with the consideration of stacking of cores for increased magnetic volume; 
• Hardware recommendations for core selections are also included; 
• And an option to save the inductor design for reference and comparative analysis. 
The software user interface is depicted in the nexttwo pictures: Figure 4.16 and Figure 4.17. 
Two types of cores (Table 4.5) from Magnetics (www.mag-inc.com) were used for the inductors. 
The design software is available online (http://www2.mag-inc.com/calculators/inductor-design-calculator-
test). It has been used to define the core types, calculate the required number of stacked cores for each 
inductor, to specify the wire gauge. The inductors were constructed by hand. 
Table 4.5 Inductor parameters. 
Parameter +y +X 
Inductance(q,) 2.33q, 0.045q, 
Core Type 77102-A7 77258-A7 
Number in Stack 5 1 
Wire AWG # 12 AWG # 12 
Number of Turns 116 43 
Table 4.5 sums up all calculated parameters required for wire length calculation, which can be 




Figure 4.16  Screen showing the design of the inductors. 
 
 
Figure 4.17  Design outputs for inductor. 
Figure 4.18 shows the delta circuit of filter capacitors with sandstone damping resistors in series. 
Implemented LCL filter is presented on Figure 4.19. 
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Figure 4.18  8 , 8 delta circuit. 
 
 
Figure 4.19  Implemented LCL filter. 
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4.6 Control Desk User Interface 
A simple graphical user interface can be implemented in Control Desk for this inverter control, as 
shown in Figure 4.20. It displays relevant data andvarious options to control the inverter. The displayed 
values on the screen are either three-phase quantities in reference-frame or dc quantities. Data such as the 
reference voltage, active and reactive power for the inverter can be observed and the controller can be 
stopped for debugging if the values seem to be out of range. The values are refreshed every 10qO when 
running without storing data and are refreshed every 1 sec when storing data. Reference values and PI 
gains can be changed on the fly and it is possible to observe the response of the inverter to new input 
values.  
 
Figure 4.20  Control Desk user interface. 
 
4.7 Conclusion 
The prototype construction and testing has been performed stage by stage in the following 
sequence, in order to prepare the system to be able to run the experiments: 
• Building of the interface circuits and testing; 
• Building of the main components of the inverter system, cabinet and testing; 
• Software development, testing and interaction with hardaware; 
• Procurement of the cabinet, components, materials and tools; 
• Wiring and marking; 
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This work on the prototype construction, involved practical experience and required 
manufacturing and engineering skills such as mounting, assembling, wiring, programming and testing.  
Testing of the prototype was done in a systematic manner. Each section and component was 
tested individually before putting them together. Debugging of certain problems was time consuming but 
was adopted in a modular fashion to achieve goals. 
Next chapter will present experimental results which is the logical end of all work and analysis 
presented in first four chapter. 
  
 82 
CHAPTER 5  
EXPERIMENTAL RESULTS 
5.1 Objective 
This chapter shows different experiments that have been done in order to support the a simulation 
results presented earlier and test overall system. It consists of four sections: the first and second es 
contain case studies that support the control design and the LCL filter performance for the standalone 
mode and grid connected mode operation. The third pa t contains experiment of ride-through operation, 
and the system response when the inverter transits to standalone from grid connected mode. The last 
section contains further results evaluation and discus ions. 
5.2 Stand Alone Mode Operation 
The stand-alone mode test were done with maximum available resistive load in the laboratory, 
which is around 1.2 kW. Unfortunately inductive and capacitive load was not available in the laboratory. 
In order to test inverter operation with nonlinear load three phase diode rectifier with approximately 300 
W DC load was connected. 
Figure 5.1 shows the data captured from the Fluke 43B Power Quality Analyzer. It can be seen 
that the inverter operating under nominal voltage conditions with nominal frequency 60Hz and providing 
1.2 kW with PF=1 (power quality analyzer measures single phase power). THD of current is 0.3%, so the 
inverter providing clean sinusoidal voltage. 
All other data, which shows the controller performance and three phase values are captured with 
Control Desk dSPACE software.  
It can be seen from Figure 5.5 and Figure 5.6, that  component which is extracted from the 
three phase grid voltage is followed very good and error fluctuates around zero, however  component 
has constant error and PI controller of voltage control system can't reach zero error due to unbalanced and 
distorted grid voltage. For the purpose of successful extraction of  and  and minimize grid 
disturbance influence positive sequence detector was implemented as discussed in Chapter 3.  
5.2.1 Voltage Step Response 
During this experiment reference phase voltage was changed with step command from 100 V 




Figure 5.1  Power quality analyzer data: (a) phase A voltage, current waveforms and single phase power; 
(b) THD of load current. 
 
Figure 5.2  Phase voltages measured at load terminals. 
 




Figure 5.4  	and  8 (V). 
 
Figure 5.5   and  8(V). 
 
Figure 5.6   and  error. 
 
Figure 5.7  Phase voltages measured at load terminals. 
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Figure 5.8  Line currents measured at load terminals. 
 
Figure 5.9   and  8. 
 
Figure 5.10   and  8. 
 
Figure 5.11   and  error. 
 
 
Figure 5.12 - Figure 5.16 





show the inverter operation when the reference phase voltage was 
 
  Phase voltages measured at load terminals. 
  Line currents measured at load terminals. 
 







Figure 5.15   and  8. 
5.2.2 Load Step Change Response 
During this experiment inverter at the beginning operating with 500 W load, then there is a 
command and additional 700 W load is connected, after some time this load is disconnected. 
 
 
Figure 5.16   and  error. 
 
 




Figure 5.18  Line currents measured at load terminals. 
 
 
Figure 5.19   and  8. 
 
Figure 5.20 and Figure 5.21 show that with positive sequence detector PI controller of voltage 
control system works much better and able to regulate  component around zero. 
 
 




Figure 5.21   and  error. 
 
 
Figure 5.22  Phase voltages measured at load terminals. 
 
Also it can be seen from Figure 5.22 that generated voltages in stand alone mode are completely 
balanced because of reference  and  used from positive sequence detector. 
 




Figure 5.24   and  8. 
 
 
Figure 5.25   and  8. 
 
 
Figure 5.26   and  error. 
 
5.2.3 Stand Alone Mode Operation with Nonlinear Load 
This test was done with maximum available resistive load in the laboratory, which is around 1.2 
kW and around 300 W of load which was connected through three phase diode rectifier. 
It can be seen from this experiment that inverter output voltage doesn't have pure sinusoidal form. 
Figure 5.27 shows that the voltage distortion is caused by highly distorted load current, which has large 
5th and 7th harmonic content. 
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5.3 Grid-Connected Mode 
For all grid-connected mode experimental results inverter was connected straight to three phase 
receptacle available in the Power Electronics Labortory of the Department of Electrical Engineering ad 
Computer Science on the third floor.  
 
Figure 5.27  Power Quality Analyzer data: (a) phase A voltage and current and single phase power for 
nonlinear load; (b) phase A voltage and current and si gle phase power for total load; (c) THD for voltage 





Figure 5.28  Phase voltages measured at load terminals. 
 
 
Figure 5.29  Line currents measured at load terminals. 
 
 
Figure 5.30   and  8. 
 
Grid conditions and power quality of grid voltage was analyzed before connecting inverter to the 
grid with available tools and meters in the laboratry. It's clearly seen from Figure 5.33 that grid voltage 
 93 
before connecting the inverter has high distortion with 5th and 7th harmonics, this was observed during 
the long and extensive experimental work. 
 
Figure 5.31   and  8. 
 
 
Figure 5.32   and  error. 
 
Also the three phase voltage was affected by the operation of HVAC system in the building. 
When LCL filter is under grid voltage and inverter is not operating THD of grid voltage is lower. This can 
be explained by Figure 5.34 where it can be seen that LCL filter circuit is consuming highly distorted 
current with fundamental around 0.7 A RMS, so the LCL filter works as a grid filter.  
5.3.1 Active Power Injection to the Grid 
In this section results of active power injection to the grid are presented. During the first 
experiment 3000 W was injected to the grid Figure 5.35 through Figure 5.41 present the data of supplying 
3000 W to the grid. 
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Figure 5.33  Power quality analyzer data: Power consumed by LCL filter. 
 
 




Figure 5.35  Power quality analyzer data: (a)THD of current injected to the grid (b) phase A voltage, 
current waveforms and single phase power. 
 
Figure 5.36  Phase voltages measured at load terminals. 
 
 




Figure 5.38  PLL operation: 4(V) and . 
 
Figure 5.39   and  8. 
 
Figure 5.40   and  8. 
 
Figure 5.41   and  error. 
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Figure 5.42 through Figure 5.46 shows the control system performance when the inverter 
injecting 2000 W to the grid.  
 
 
Figure 5.42  Power quality analyzer data: (a)THD of current injected to the grid (b) phase A voltage, 
current waveforms and single phase power. 
 
 




Figure 5.44   and  8. 
 
 
Figure 5.45   and  8. 
 
 
Figure 5.46   and  error. 
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5.3.2 Mixed Power Injection to the Grid 
In this section experimental results are presented when inverter injecting mixed power with 
lagging and leading power.  
Figure 5.47 through Figure 5.51 shows the system performance when inverter injecting 3000 W 
and 1200 Var to the grid. 
 
Figure 5.47  Power quality analyzer data: (a)THD of current injected to the grid (b) phase A voltage, 
current waveforms and single phase power. 
 
 




Figure 5.49		 and  8. 
 
 
Figure 5.50   and  8. 
 
 
Figure 5.51   and  error. 
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Figure 5.47 through Figure 5.51 shows the system performance when inverter injecting 3000 W 
and consumes 1200 Var form the grid. 
 
 
Figure 5.52  Power quality analyzer data: (a)THD of current injected to the grid (b) phase A voltage, 
current waveforms and single phase power. 
 
 





Figure 5.54   and  8. 
 
 
Figure 5.55   and  8. 
 
 
Figure 5.56   and  error. 
 
Figure 5.57 through Figure 5.61 show the system performance when inverter injecting 2000 W 
and 1200 Var to the grid. 
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Figure 5.57  Power quality analyzer data: (a)THD of current injected to the grid (b) phase A voltage, 
current waveforms and single phase power; 
 
 
Figure 5.58  Line currents injected to the grid. 
 
 
Figure 5.59   and  8. 
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Figure 5.60   and  8. 
 
Figure 5.61   and  error. 
5.3.3 Pure Reactive Power Injection to the Grid 
Figure 5.62 represents the Power Quality Analyzer when there is the command to provide pure 
reactive power in amount 2000 Var to the grid. In this condition inverter operates with almost zero power 
factor, can be seen on Figure 5.62 (b). 
 
Figure 5.62  Power quality analyzer data: (a)THD of current injected to the grid (b) phase A 
voltage, current waveforms and single phase power. 
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Figure 5.63  Line currents injected to the grid. 
 
 
Figure 5.64   and  8. 
 
It can be seen from Figure 5.64   and  8Figure 5.64 that current  responsible for active 
power, successfully follows 0 reference. 
 
Figure 5.65   and  8. 
 




Figure 5.66   and  error. 
 
5.3.4 Reactive Power Consumption from the Grid 
Figure 5.67 represents the Power Quality Analyzer when there is the command to consume pure 
reactive power (zero active power) in amount of 2000 Var from the grid. In this regime inverter operats 
with almost zero power factor, can be seen on Figure 5.67(b). 
 
Figure 5.67  Power quality analyzer data: (a)THD of current injected to the grid (b) phase A voltage, 




Figure 5.68  Line currents injected to the grid. 
 
 
Figure 5.69   and  8. 
 
 
Figure 5.70   and  8. 
5.3.5 Reference Power Step Change Response 
Two test were performed to show how the inverter operates during the step change in reference 
command. As it can be seen from Figure 5.72 - Figure 5.76 step change from 3000 W to 1500 W occurs 




Figure 5.71   and  error. 
 
 
Figure 5.72  Phase voltages measured at load terminals. 
 
 




Figure 5.74   and  8. 
 
 
Figure 5.75   and  8. 
 
 
Figure 5.76   and  error. 
 
Figure 5.77 - Figure 5.81 show system operation when t re is step change from 1500 W to 3000 
W, which occurs at time 0 s. 
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Figure 5.77  Phase voltages measured at load terminals. 
 
 
Figure 5.78  Line currents injected to the grid. 
 
 




Figure 5.80   and  8. 
 
 
Figure 5.81   and  error. 
 
5.3.6 Bidirectional Power Flow the Grid to the DC-link 
During this experiment inverter provides 1.5 kW to the grid after some time there is a command 
and inverter consumes around 1 kW power from the grid and provides it to the load connected at DC link. 
Steady state operation can be observed on Figure 5.82. 
Step change in power command can be observed at time 0.0s (Figure 5.83 through Figure 5.86). 
After time 0.0s. inverter output current switches its polarity and flows the grid to DC link (negative PF at 
Figure 5.82) 
5.4 Evaluation of Results 
This chapter presents two different modes of designd prototype operation, when it works in 
stand-alone mode and providing nominal voltage and nominal frequency to the load and grid connected 
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mode, when it operates synchronously with grid and provides or consumes active and reactive power to 
the grid.  
Voltage controller for stand-alone mode operates normally when the load is linear and balanced, 
however during operation with nonlinear load (three phase diode rectifier with DC load) inverter provided 
distorted voltage output with high content of 5th and 7th harmonic. 
 
Figure 5.82  Power quality analyzer data: steady state operation. 
 
 




Figure 5.84   and  8. 
 
 
Figure 5.85   and  8. 
 
 
Figure 5.86   and  error. 
 
To improve the stand alone control system there is need in additional inner current control loop. 
Control system with this additional control loop will be able to provide pure sinusoidal voltage. 
The inverter successfully operates in grid-connected mode. However, there are some problems 
related to the intrinsic distorted and imbalanced three-phase voltage available in the building where the 
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laboratory is located (Brown Building). The inverter can only provide sinusoidal current (with THD less 
than 5%) when the reference power is higher than 2000W. With the increase of injected power, THD of 
current getting better. Same is valid for pure reactive power injection, inverter provides reactive current 
with THD less than 5% only after 2000 Var reference. Maximum injected power to the grid was 3000 W 
and 1200 Var (line current is around 9.3A RMS ), which is the limit of DC link voltage of inverter and 
DC Power Supply voltage/current limit. During the simple analysis of grid conditions, current consumed 
by LCL filter from the grid were investigated, whic affects the THD measurements done by Power 
Quality Analyzer. Since the current probe measures resultant current on inverter output, then the analyzed 
current is sum of LCL filter consumed current and current generated by inverter.  
As it was mentioned before, unbalanced and distorted grid has big impact on inverter 
performance. For this purpose positive sequence detector was developed and implemented, however even 
this effort is not enough and better decoupling of inverter with the grid is required, which can be achieved 
with more sophisticated control system and a more powerful hardware-in-the-loop (HIL) prototyping 
system. 
Regarding islanding detection, decision was made not to perform this experiment, since switching 
from one state to another might cause high inrush currents and inverter works synchronously with the 
building three phase grid, but for this test will be safer to have independent three phase system. Also 
another problem with islanding detection was discovered during the experimental work, which also 
limited ability to test IEEE 1547. The frequency output of PLL system was giving fluctuations which are 
already outside the boundaries defined by IEEE 1547.  
Next chapter will discuss on all the work done for the system implementation and will propose 




CHAPTER 6  
CONCLUSION AND FUTURE WORK 
6.1 Conclusion 
This thesis presents complete design and implementatio  of an experimental prototype of three 
phase grid connected inverter. The objectives for this Ms thesis have been successfully realized through 
analysis, simulation and experimental investigations. As a part of this research activity a 5 kW prototype 
of three-phase grid connected inverter has been built and tested with all necessary interface circuits. Al o, 
a three-phase grid connected inverter simulation model has been analyzed in Matlab/Simulink which was 
used to design the prototype and to develop proposed control solutions. The completion of three-phase 
grid connected inverter and effectiveness of the proposed techniques has been proved through numerous 
simulation and experimental results, even though there are some limitations in hardware setup. During the 
experimental work some disadvantages of proposed control system were discovered, possible suggestions 
for improvements will be given in next section. 
6.2 Future work 
Future extension of the project will need better and sophisticated real-time hardware from 
dSPACE or Opal RT producers. The dSPACE 1104, used for this experimental work, has only 8 analog 
input and output channels and will be definitely not enough for that, also power of processor is very 
limited. Each designed control system (for stand alone mode and grid connected mode) needs at least 60 ½O to run successfully, however with additional contrl system of DC link voltage and MPPT it will be 
impossible to run the model at required speed.  
Future work of the present project includes:  
• High efficiency interleaved boost DC/DC converter and it's control system design; 
• Maximum power point tracking algorithm implementation for solar panels; 
• IEEE 1547 islanding detection experiment; 
• Model discretization will provide smaller run time for the proposed model; 
• Design and implementation of other control strategies for the grid side converter in order to do a 
comparison between methods of control; 
• Advanced relay protection of inverter, which will be done in hardware and independently from 
computer with control system; 
• Evaluation of virtual resonance damping technique in LCL filter for real implementation; 
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• Grid connected control system optimization with weak grid operation(independent operation of 
inverter from grid conditions); 
• Incorporating a storage system in order to provide power for critical load under black out and no 
sun condition; 
• Implementing an energy-management system to minimized the operation cost and enhance the 
system stability; 
• Grid fault ride through; 
• Real time communication implementation between control system and utility grid; 
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MATHEMATICAL TRANSFORMATION  
Stationary Reference Frame ÈÉ [58] 
Transformations from a three-phase (Equation A-1) system to different two-phase systems can be 
used in order to avoid controlling coupled ac currents and voltages. These are based on the fact that in a 
balanced three-phase system there are only two indepe nt current/voltages, thus the third 
current/voltage can be expressed by the other two. These systems are often referred to as reference 
frames, where the frame is the axis system of the transformed system. 
When a three-phase system is transformed into a two-phase system, this is often called a abc to αβ (or αβ0 when the zero vector is used) transform, or a transform into the stationary reference frame. 
Both the three phase and the two phase system is said to be stationary, because the axes is locked in one 
position, but the term stationary reference frame usually refers to a two phase stationary reference frame. 
 
Figure A-1  			transformation. 
The transformation is made by applying the Clarke tansformation in Equation A-2, where the 
three phase quantities must be phase values, i.e. not line values. By inverting the coefficient matrix, the 
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Carrying out the matrix multiplication in Equation A-2 yields to Equation A-3 
  =  JzUO#Å	()−JzUO	() (A-3) 
The transformation can be thought of as a change of co rdinate system, from a three axis(phase) 
system to a two axis (phase) system as shown in Figure A-1. It can be seen from the abc	system that the 
only two phases is needed to express the vector XÎÏÐ, and thus it can be expressed in the αβ system as the 
vector XÑÒ without any loss of information. If X	is the grid voltage, then ω	 represents the grid frequency, 
and θ is the instantaneous phase angle . 
Synchronous Rotating Frame ÔÕ [18] 
In this system the axis is no longer locked, and rotates following an arbitrary vector, hence the 
term "synchronous reference frame". It is sometimes also termed the dq	system (or dq0 if zero-vector is 
used). This transformation is widely used in motor drives, where the axis system follows for instance the 
rotor position or rotor flux. In grid connected inverter it is most common to lock the axis system voltage 
or current (usually the grid voltage). In the Figure A-2 the -axis is locked to the vector , and 
therefore  =  and  = 0. The axis system will the rotate with an angular speed ω, and have an 
instantaneous angle of θ (referred to the stationary system). 
The transformation is made using the Park transformation shown in Equation A-4, where the 






Figure A-2  				transformation. 
 
 {W| = }
O	() O#Å	() 0−O#Å	() O	() 00 0 1~ × {
W| (A-4) 
Where θ is instantaneous phase angle. If the dq-axis system is locked to the grid voltage, the axes 
will rotate with the frequency 2πfØ, and the dq	values will become DC-values. 
These equations assume that both the voltage and the current is transformed into the dq system 
using the same reference frame. When the reference frame is oriented at the voltage vector, then the d-
axis current will represent current in phase with the voltage, and thus it represents the active power in the 
circuit. The q-axis current will then represent current which is out of phase with the voltage, and thus it 
represents the reactive power in the circuit. It should be noted that other versions of the Park 
transformation exist, and in these the orientation of the dq-axis on the  vector might differ. This can 





LCL FILTER WIRE LENGTH CALCULATION  
 
Inductor ÙÚ - inverter side 
Core:77102-A7  
Quantity per phase: 5 (in stack) 
ID=57.2 mm (inside diameter) 
OD=102.9 mm (outside diameter) 
Ht=17.7 mm (height ) 
Winding Factor = 0.177 (round to 20%) 
Number of Turns: 116 
Wire: AWG 12 
Data from catalog: 
For Winding Factor =20% 
ÛÜºØÝÞßàáº =96.8 mm +LK = 96.8 + 2(5 − 13 ∗ 17.7 = 238.4 mm (turn length) +LQLJ& = 238.4 ∗ 116 + 300(	q#ÅâO3 = 28 m 
 
Inductor Ùã- grid side 
Core:77258-A7  
Quantity per phase: 1 
ID=24.1 mm (inside diameter) 
OD=40.77mm (outside diameter) 
Ht=15.37 mm (height) 
Winding Factor = 0.36 (say 40%) 
Number of Turns: 43 
Wire: AWG 12 
Data from Catalog: 






SEMIKRON INVERTER CONTROL BOARD PINOUT 




1 BOT HB 1 IN positive 5V - 15V CMOS logic  
14 ERROR OUT 
fault monitoring. LOW = NO ERROR, open collector outp t, 
external pull up resistor required. Max 30V/15mA 
2 TOP HB 1 IN positive 5V - 15V CMOS logic  
15 BOT HB 2 IN positive 5V - 15V CMOS logic  
3 ERROR OUT 
fault monitoring. LOW = NO ERROR, open collector outp t, 
external pull up resistor required. Max 30V/15mA 
16 TOP HB 2 IN positive 5V - 15V CMOS logic  
4 BOT HB 3 IN positive 5V - 15V CMOS logic - sec Table 4 
17 ERROR OUT 
fault monitoring. LOW = NO ERROR, open collector outp t, 
external pull up resistor required. Max 30V/15mA 




over temperature monitoring. LOW = NO ERROR open 
collector output, external pull up resistor required. Max 30V/ 
15mA 




analog voltage proportional to the DC link voltage, for scaling, 
max output current 5mA 
7 PWR 
24V IN (8V- 30V) 
20 PWR 
8 
+ 15 VDC 
OUT 
15 V OUT +/- 4% at 60mA 
21 
+ 15 VDC 
OUT 
9 GND 





analog voltage proportional to the DBC temperature, max 
output current 5mA 
23 REF 1 Reference for Phase 1 current. GND 
11 
1 analog OUT 
HB 1 
analog voltage proportional to Phase 1 current. sec Table 6 for 
scaling, max output current 5mA 
24 REF 2 Reference for Phase 2 current. GND 
12 
1 analog OLT 
HB 2 
analog voltage proportional to Phase 2 current. see Table 6 for 
scaling, max output current 5mA 
25 REF 3 Reference for Phase 3 current. GND 
13 
1 analog OUT 
HB 3 






SPWM REALIZATION IN dSPACE 
The sinusoidal PWM dSPACE block "DS1104SL_DSP_PWM1" shown on Figure C-1. 
 
Figure D- 1  dSPACE SPWM block. 
This is a sinusoidal symmetric PWM. PWM stop allows to enable (PWM stop=0) or disable 
(PWM stop=1) the PWM block. The signal needs double typ .  
The input range for "duty cycle abc" is [0;+1]. However dSPACE used a little bit different 
approach for sinusoidal PWM realization. This block requires input of duty cycle but not modulation 
wave form. Here only final formulas (Equation C-1) for three phase duty cycle calculation are presented. 
Derivation can be found in [59] and [60]. 
 
Duty	cycle	a = M2vÃVçè + 1P 12	
Duty	cycle	 = M2véVçè + 1P 12	
-¨êêâ	 = M26r6 + 1P 12	
(C-1) 
where r6 is DC link voltage, 4, 	5 , 	6 are the modulation signals, values are in Volts.  
 
